This simulation can determine the robustness of the DR circuit in a noisy digital environment. In general, if the accumulation of phase is greater than the phase spacing (0.125 UI=50 ps) during every update period (M=\6 bits=6.4 ns) or 50 ps/ 6.4 ns, the BER would degrade rapidly. For this lst-order Bang-Bang CDR architecture, the jitter contribution from all sources is bounded by this upper limit for ... 1822-1830 [9] S. Kim, K. Lee, D-K. ... 5.1 January 2004 [12] Matlab User Manuals, ver.
Title | : | BMAS ... |
Author | : | |
Publisher | : | - 2005 |
You must register with us as either a Registered User before you can Download this Book. You'll be greeted by a simple sign-up page.
Once you have finished the sign-up process, you will be redirected to your download Book page.
How it works: